eASIC and Computer Simulation Technology (CST) to demonstrate up to 5x reduction in co-simulation time for multi-level PCB package design Santa Clara, CA – October 29, 2013 – eASIC® Corporation, ...