A 32-bit single-cycle MIPS processor implemented in structural VHDL. Supports basic arithmetic, logic, memory, and control flow instructions. Designed and tested using QuestaSim and MARS for ...

A VHDL-based 5-stage pipelined MIPS processor featuring both software-scheduled and hardware-scheduled implementations. Includes full hazard detection, forwarding, and instruction-level parallelism.