as shown by the solid line on the memory hierarchy chart below. On-chip memories, like registers and cache, sit at the top of the pyramid and have the lowest latency on the order of nanoseconds. The ...