The methodology presented here resulted in clock tree power savings of up to 20% according to simulation results. Clock tree synthesis (CTS) is a critical step in the physical implementation flow. An ...