Cadence signal integrity tools are used extensively to arrive at the optimum topology for address, control, and data signals. This topology can be reused in similar designs with some basic simulation.

After rough designs of the chip and package are made, the network model for a power delivery system on a chip, I/O buffer-, package- and virtual board-model are integrated for the purpose of the ...