A logic synthesis tool guarantees that the netlist is logically equivalent to the RTL source code. LEC (Logic Equivalence Check) is the essential step to ensure the functional check between RTL and ...

This paper presents why LEC (Logical Equivalence Check) is important in the ASIC design cycle, how to check it, and what to do when LEC is failing. We will explore a test case to see what happens if ...